Sale
ASIC Design and Synthesis: RTL Design Using Verilog
Springer
ISBN13:
9789813346413
$211.47
$199.99
(No reviews yet)
Write a Review
Springer
ASIC Design and Synthesis: RTL Design Using Verilog
- | Author: Vaibbhav Taraate
- | Publisher: Springer
- | Publication Date: January 07, 2021
- | Number of Pages: 351 pages
- | Language: English
- | Binding: Hardcover
- | ISBN-10: 9813346418
- | ISBN-13: 9789813346413
- Author:
- Vaibbhav Taraate
- Publisher:
- Springer
- Publication Date:
- January 07, 2021
- Number of pages:
- 351 pages
- Language:
- English
- Binding:
- Hardcover
- ISBN-10:
- 9813346418
- ISBN-13:
- 9789813346413
-
-
Sale
-
Sale
Rtl Modeling With Systemverilog For Simulation And Synthesis: Using Systemverilog For Asic And Fpga Design
$120.00 $114.02CreateSpace Independent Publishing Platform
-
Sale
